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Abstract  
 
Ambipolar field-effect transistor (FET) devices were fabricated with a heterostructure of 
C60 and pentacene, and their p- and n-channel field-effect mobilities were studied as a 
function of thickness of pentacene thin-films. The observed dependences of the μ values 
were interpreted in terms of the morphology of the thin films and the band structure of 
C60/pentacene heterostructure. A complementary metal-oxide-semiconductor (CMOS) 
circuit was fabricated by integration of two ambipolar FETs, aiming at realization of a new 
CMOS inverter circuit composed of FETs with the same device structure. The gain of 4, the 
threshold voltage of 85 V, and the complex output characteristics were explained on the 
basis of the properties of the component FET devices.  
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1. Introduction 
 Field-effect transistors (FETs) with thin films of fullerenes have been extensively 
studied owing to their potential applications towards next-generation electronic devices 
[1-10]. The fullerene FET device, first fabricated with thin films of C60 by Haddon et al. [1], 
showed n-channel properties with a field-effect mobility μ of 0.08 – 0.30 cm2 V-1 s-1, and it 
was raised to 0.56 cm2 V-1 s-1 by a recent measurement of FET-properties under 10-9 Torr 
[4]. The highest μ value among the p-channel FETs with thin-films of organic molecules is 
1.5 cm2 V-1 s-1 in a pentacene FET [11].  
 A combination of two independent C60 and pentacene FET devices led to a 
complimentary metal-oxide-semiconductor (CMOS) inverter circuit [5]. The CMOS 
circuits are incorporated into various types of chips such as memories and microprocessors 
owing to their low-power consumption, good-noise margin and ease of design [12,13]. The 
importance of CMOS logic gate circuits lies in the FET devices with thin films of organic 
molecules, which enable realization of computer chips with flexibility, portability, and 
shock-resistance. An ambipolar FET device with a heterostructure of C60 and pentacene that 
we have recently fabricated showed μ values as high as 10-3 – 10-2 cm2 V-1 s-1 [10]. For 
further application of these CMOS circuits, simpler and easier processes for fabrication are 
needed, and one of the possibilities is a proper use of ambipolar FET devices as their 
components, because such a circuit can be realized with only one type of ambipolar FET 
device. 
 The present letter reports on our measurement of the dependence of the μ values on the 
thickness of pentacene thin-films in C60/pentacene heterostructure FET devices in order to 
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clarify the relationship between the device structure and the ambipolar properties. 
Furthermore, we have fabricated a CMOS inverter circuit by integration of two ambipolar 
FETs on SiO2/Si substrate to study the output characteristics of the inverter circuit based on 
their FET properties.  
 
2. Experimental 
 Schematic representations of heterostructure FET devices of C60 and pentacene are 
shown in Fig. 1. All FET devices fabricated take the middle–contact device structure. 
Details of fabrication of the FET device were described elsewhere [10]. The channel length 
L and the channel width W of the device were 30 and 2500 μm, respectively. The 
characteristics of the FET devices and CMOS inverter circuit were measured at 10-6 Torr 
and 300 K. The FET properties were measured in the p- and n-channel measurement modes 
shown in Fig. 2(a). The absolute value of the leak current produced by applying the gate 
voltage VG, |IG|, was always below 0.2 pA at |VG| < 120 V. The IG never affected the drain 
current, ID, and the insulating behavior of SiO2 was steadily maintained. The diffusion of 
C60 and pentacene into the SiO2 layer by annealing was deemed negligible, because |IG|< 
0.2 pA after annealing of the device at 140 ˚C for 6 d. 
 
3. Results and discussion 
3.1. ID - VDS plots of C60/pentacene heterostructure FET device 
 Plots of the ID vs. drain-source voltage VDS for the C60/pentacene heterostructure FET 
device (Fig. 1(a)) are shown in Figs. 2(b) and (c). In the p-channel mode, the |ID| increases 
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supra-linearly with increasing |VDS| at low values of |VG|, and it decreases with increasing 
|VG| up to 30 V, as shown in Fig. 2(b). The ID – VDS plots show typical p-channel 
enhancement FET properties at high |VG|. In the n-channel mode, the ID increases 
supra-linearly with increasing VDS at low values of VG (Fig. 2(c)). The ID decreases with 
increasing VG and reaches a minimum value at |VG| ≈ 50 V. Further increase in |VG| leads to 
the enhancement of ID, and the ID – VDS plots show n-channel properties (Fig. 2(c)). The p- 
and n-channel field-effect mobilities, μp and μn, are estimated to be 3.7×10-2 and 5.8×10-3 
cm2 V-1 s-1, respectively, using the general formula for the linear region [13]. Thus, the 
ambipolar FET properties are observed in the device structure shown in Fig. 1(a). 
 The energy levels of Au/pencene/C60, shown in Fig. 3(a), are drawn following Refs. 
[14] and [15]. The Fermi level, εF, is very close to the valence band of pentacene, while the 
εF is also close to that of the conduction band of C60. Therefore, the injection probability of 
the hole in pentacene should be higher than that of electron, leading to the p-type behavior 
in the pentacene thin-films. On the other hand, the injection probability of electron in C60 
should be higher than that of the hole. This leads to the n-type behavior in the C60 thin-films. 
Consequently, the ambipolar FET property in the C60/penetacene heteostructure FET device 
originates from the n-channel conduction in the C60 thin-films and the p-channel conduction 
in the pentacene thin-films. 
  The pentacene/C60 FET device (Fig. 1(b)) also exhibited ambipolar FET properties 
after annealing. The μp and μn values were 3.1×10-5 and 1.9×10-3 cm2 V-1 s-1, respectively. 
This μp value of the present FET device was smaller by three orders of magnitude than that 
in the FET device shown in Fig. 1(a). This observation can be accounted for by the fact that 
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the bottom-contact type pentacene FET exhibits lower FET properties than the top 
contact-type FET.  
3.2. Thickness dependence of μp and μn in C60/pentacene heterostructure FET device 
 The dependences of μp and μn on the thickness of pentacene in the C60/pentacene 
heterostructure FET device (Fig. 1(a)) are shown in Fig. 3(b); the thickness of C60 
thin-films was fixed to 80 nm for all the samples. The FET devices without annealing 
showed only p-channel properties, and the μp was independent of the thickness of the 
pentacene thin-film. The μp for the FET devices with smaller thickness of pentacene than 
20 nm decreases rapidly by annealing the device at 120 ˚C for 18 h, as shown in Fig. 3(b). 
This decrease can be explained by the assumption that the pentacene grains are sparsely 
distributed in the channel region by sublimation of pentacene by annealing. The sublimed 
pentacene seems to be intercalated into the spatial sites of C60 thin-films on the pentacene 
thin-films. The sparse distribution of pentacene grains suppresses the hopping of the 
carriers between the crystalline grains because of a decrease in the overlap between the 
orbitals, leading to the lowering of the μp. No such sparse distribution of pentacene occurs 
in the channel region of the FET devices with larger thickness of pentacene thin-films even 
if parts of pentacene were sublimed by annealing, i.e., the μp should not decrease in the FET 
device. Actually, the μp value remained almost constant before and after the annealing of 
the FET device with large thickness of pentacene thin-films.  
 The μp value of the FET device after the annealing decreases with decreasing the 
thickness of pentacene thin-films below 25 nm, as shown in Fig. 3(b). The μp value is 
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leveled above 25 nm. The pentacene grains should be more sparsely distributed because of 
the sublimation caused by the annealing, when the thickness of the pentacene thin-films is 
decreased. This should lead to the decrease in the μp value. 
 The annealing produced the n-channel FET properties in the FET device. The 
n-channel properties are associated with the C60 thin-films. The μn value shows a maximum 
in the FET device with 25 nm thickness of pentacene, and the μn decreases by one order of 
magnitude in the FET device with 17 nm thickness of pentacene. This finding is ascribed to 
the lowered flatness of interface between the thin-films of pentacene and C60 owing to the 
intercalation of pentacene into the spatial sites of the C60 thin-films. The low flatness 
should lead to the trapping of electron carriers. On the other hand, the μn value decreases by 
one order of magnitude when the thickness of pentacene increases to 40 nm. As seen from 
Fig. 3(c), the large accumulation of electron occurs in the channel region of the C60 thin 
films caused by a large band bending when the thickness of the pentacene thin-films is 
small, while only small accumulation of electrons is expected owing to a small band 
bending when the thickness is larger. If this is the case, the VT in the n-channel operation 
should increase with increasing thickness of pentacene. In fact, the VT increases from 100 
to 180 V with increasing thickness from 25 to 40 nm. Thus, the lowering of the field effect 
on the C60 thin-films due to the large thickness of pentacene leads to the decrease in the μn.  
3.3. CMOS inverter circuits composed of two C60/pentacene heterostructure FET devices 
  A CMOS inverter circuit was fabricated with two ambipolar C60/pentacene FETs (Fig. 
1(a)). A schematic representation and a picture of the circuit are shown in Figs. 4(a) and (b), 
respectively. Two FETs are named devices I and II, as shown in Fig. 4(a). The plots of ID – 
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VDS were measured individually for these devices in the normal p- and n-channel 
measurement modes (Fig. 2(a)). The μp and μn values for device I were 3.1×10-1 and 
2.3×10-5 cm2 V-1 s-1, respectively, while those for device II were 3.1×10-1 and 4.0×10-5 
cm2 V-1 s-1, respectively. The ID – Vout plots for these devices are shown in Fig. 4(c). The ID 
– Vout plots were obtained from the ID – VDS plots in the p-channel mode for device I, and 
from the ID – VDS plots in the n-channel mode for device II. The Vout- Vin plot (Fig. 5(a)) can 
be predicted for this inverter circuit from the intercepts of the ID – Vout plots (Fig. 4(c)) for 
these devices at the same Vin value. The predicted ID – Vout plot (Fig. 5(a)) shows a rapid 
decrease in Vout at high Vin .  
  As shown in Fig. 4(a), the source of device II is grounded, while that of device I is 
connected to a power supply, VDD, of 120 V. The experimental output characteristics shown 
in Fig. 5(b) were measured by the way represented in Fig. 4(a). The consistency between 
the predicted (Fig. 5(a)) and the experimental (Fig. 5(b)) output characteristics implies that 
these two FET devices operate properly in this CMOS circuit. The Vout value of 90 V at 
V
≈
in < 80 V was observed, while the Vout of ~30 V was observed at Vin > 90 V. Thus, no 
vanishing of Vout was observed in this CMOS circuit even at high Vin. This feature can be 
ascribed to the fact that neither device I nor II is ever fully switched off because the CMOS 
circuit consists of two ambipolar FETs, as in the CMOS circuits reported in Ref. [7]. The 
gain and the threshold voltage of this circuit, VTIC, were 4 and 85 V, respectively. This high 
VTIC originates from the threshold voltage |VTp| of 46 V for the p-channel FET property in 
device I, and the high threshold voltage VTn of 51 V for the n-channel FET property in 
device II. In this case, the VTIC is expected to lie between 51 and 74 V. 
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  The CMOS circuits with the same ambipolar FETs are expected to be useful for a 
simple and low-cost fabrication process of electronic devices, although the use of 
ambipolar FET devices leads to a lowering of gain because of a background current flowing 
through this circuit. A slight increase in Vout was observed with increasing Vin at Vin < 80 V. 
This finding directly reflects the fact that depletion of the hole occurs in device II at Vin < 
70 V.  Furthermore, a slight increase was observed again at Vin > 110 V being due to the 
depletion of electron in device I. The Vout and Vin values in this circuit are high because of 
the low C0 and the thick layer (420 nm) of SiO2. Such high values of Vout and Vin should be 
decreased by using either a high εx or a very thin insulating layer.  
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 Figure captions  
Fig. 1.  Cross sectional views of C60/pentacene FET devices. (a) A thin film of C60 is 
deposited on a thin film of pentacene, and (b) a thin film of pentacene is deposited 
on a thin film of C60.  
 
Fig. 2.  (a) Schematic representation of p- and n-channel measurement circuits. ID -VDS 
plots of the C60/pentacene heterostructure FET device measured in (b) the 
p-channel measurement-mode and (c) the n-channel measurement mode. The FET 
device was annealed at 140 ˚C for ≈ 6 d under vacuum of 10-6 Torr before the 
measurements of FET properties.    
 
Fig. 3.  (a) Energy band diagrams of the C60, pentacene and Au electrode. (b) Dependences 
of μp and μn on the thickness of pentacene thin-films for the C60/pentacene FET 
device.  ●: μp before the annealing of the device.  ◆: μp and ■: μn after the 
annealing of the device at 120 ˚C for 18 h. (c) Band bending of energy levels in the 
FETs with different thicknesses of pentacene thin-films at positive VG.  
 
Fig. 4.  (a) Schematic representation and (b) picture of CMOS inverter circuit. (c) ID – Vout 
plots for devices I and II after the annealing of the CMOS chip at 140 ˚C for 18 h, 
where VG = Vin – VDD and VDS = VDD – Vout for device I, and VG = Vin and VDS = 
Vout for device II. Very low-ID region is shown to clarify the properties at high Vin 
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in the right figure of (c), where plots drawn with the same color correspond to 
those for the same Vin, and the intercepts at the same Vin are drawn by large closed 
circles.  
 
Fig. 5.  (a) Theoretical Vout- Vin plot obtained from the intercepts of the ID – Vout plots 
shown in Fig. 4(c). (b) Vout – Vin plot measured for the CMOS inverter after the 
annealing at 140 ˚C for 18 h. The Vout -Vin plot shown in (b) was directly measured 
using the circuit shown in Fig. 4(a). 
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Fig. 1. E. Kuwahara et al. 
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Fig. 3. E. Kuwahara et al. 
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Fig. 5. E. Kuwahara et al. 
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